I was working on a tool realizing the automatic generation of software/hardware interfaces for system on chips design flow acceleration.